

Physical Design and Simulation of an n stage Ring Oscillator using, 300 nm Technology

¹Rohit B. Abraham, ²Ayoush Johari

Department of Electronics and Communication Engineering
Lakshmi Narain College of Technology and Science
Bhopal, India

¹rohit007abraham@gmail.com, ²ayoush.johari@gmail.com

Abstract— Voltage controlled Oscillators or Ring Oscillators are crucial components in any timing and memory circuits. The goal of this paper is to do physical design for a high speed, low power consumption multistage high performance ring oscillator circuit based on 300 nm CMOS technology which provides frequency of high order (KHz). This oscillator is used for high speed wireless communication applications and in control circuitries of numerous analog and digital integrated circuits. This ring oscillator is designed to be controlled in a oscillation frequency by a voltage input. The physical design will include C5 process, simultaneously various design rule check and network consistency checks were performed to improve performance characteristics of the oscillator. The Complementary-Metal-Oxide-Semiconductor (CMOS) is the most popular technology for the modern integrated circuit design and fabrication. Based on this technology, a VCO can be implemented by the LC resonant or Ring structure. In this paper a ring based VCO is design which has small chip area, low power consumption which is suitable for wide tuning band VCO of namely 11 stages, 21 stages and 51 stages. The paper will also focus on various design considerations namely basic cell design, bias circuitry and design implementation and testing of the same.

Index Terms— Voltage controlled Oscillators, Inverter, CMOS Technology, Physical Design, Spice, DRC, LVS

I INTRODUCTION

Electrical oscillators are used in all kinds of electronic systems. Oscillators that will be discussed in this paper will find its application in synchronization of control logic with various analog and digital integrated circuits. Oscillatory behavior is ubiquitous in all physical systems specially in memory and mixed signal integrated circuits, in frequency and communication systems. Oscillators are the prime requirements of circuits needing time references and also to synchronize operations. An ideal oscillator would provide perfect time reference i.e. a perfect periodic signal [1], but oscillators are corrupted by undesired noise.

A variety of Oscillators are available but the principle of operation, the frequency of oscillation, their fabrication with respect to different CMOS logics relative, process technologies and their performance in noisy environment is different from one class of oscillators to other.




Fig.1 Ring Oscillator realization with n digital inverters

This ring oscillator is designed to be controlled in a oscillation frequency by a voltage input. The physical design of the very same will include C5 process, 300 nm process technology simultaneously various design rule checks and network consistency checks were performed. CMOS inverter ring oscillators offer numerous advantages like tuning ranges, signal swing and a small chip area.

II BARKHAUSEN CRITERIA

The Barkhausen criterion is used to determine the oscillation startup condition. The Barkhausen stability criterion is necessary but not sufficient for oscillation[4].

$$|H(j\omega)| \geq 1 \quad (i)$$

$$\angle |H(j\omega)| = \pi \quad (ii)$$

The criteria for oscillation is not well understood, there is no known sufficient criteria for oscillation. If considering the unity gain negative feedback which is as shown below, where

$$\frac{V_{out}}{V_{in}}(s) = \frac{H(s)}{1+H(s)} \quad (iii)$$

Then the circuit may oscillate at ω if the conditions (i) and (ii) are met called the Barkhausen criterion.




Fig. 2 Generalized Feedback System[6]

III PHYSICAL DESIGN OF INTEGRATED CIRCUITS

The process of creating an accurate physical representation of an engineering drawing (netlist) that conforms to constraints imposed by the manufacturing process, the design flow, and the performance requirements shown to be feasible by simulation. Today, layout design is carried out in an environment that is ever changing with corresponding processing technology. The software tools and methodologies, computing platforms, the EDA companies providing these tools, the applications that are being implemented, and the market pressures IC are all changing year by year. These changes make this industry an interesting one in which to be involved. However, the fundamental concepts behind producing quality layout are based on physical and electrical properties that never change [7].




Fig. 3 Co evolution of EDA tools and Methodology [26]

Limitations and Challenges to be overcome[11]

In this section, various established and emerging design quality metrics and the main challenges of CAD tools to effectively predict, analyze their interactions, and optimize them in the CMOS technology were discussed. In the last few years, the research developers have witnessed increasing levels of interactions between physical, logical, and functional realms in the synthesis of VLSI circuit and systems. Various approaches with varying levels of interactions between the synthesis and layout phases have been proposed. These techniques are classified into several classes:

A. Gain-Based Synthesis: It is based on logical effort theory, which performs the gate sizing based on logical effort, electrical effort and timing constraints. The succeeding layout phase, is then performed with additional timing and capacitance constraints to meet the initial gate sizing decision. Appropriate circuit libraries are must.

B. Layout-Friendly Synthesis: Here, Synthesis of layout implications is given more importance. The wire planning is a best example for this type of synthesis. The research developers use the placement of I/O pins to achieve a layout-friendly logic factorization.

C. Layout-Driven Synthesis: In this synthesis depends on companion, layout/placement of various parts of the logic. After synthesis nodes may get created or deleted, and the companion layout may need to be updated to reflect these changes. The benefit of having a companion layout view is access to a more realistic estimates about the interconnect parasitics. This would allow the synthesis phase to make better decisions, while optimizing the logic.

D. Integrated Synthesis and Layout: The ultimate integration of the synthesis and layout phases were carried out by this class.

E. Synthesis-Driven Layout: This category consists of those techniques which perform layout optimization moves either within the synthesis phase or in a post-layout phase where synthesis and layout optimizations are applied to improve the design or meet the performance constraints.

F. Synthesis-Friendly Layout: This type of synthesis consists of layout synthesis algorithms and environments which is capable of withstanding functional and logic changes, with minimal disruption to the layout.

IVRING OSCILLATOR

Ring Oscillator is a cascaded combination of odd number of inverters arranged serially, also connected in a closed loop negative feedback configuration. It is realized by connecting an odd number of open loop inverting amplifiers in a feedback loop[1]. Here simple CMOS inverter is used as an amplifier. A logic change will gradually appear after every stage and henceforth the signal will propagate around the loop with an inversion. The change will propagate through all the stages (in this paper preferably 11,21 and 51 stages). Assuming each Inverter has a delay of τ seconds and there are N inverters , the frequency of oscillation can be calculated by

$$\frac{T}{2} = n\tau \quad (\text{iv})$$

$$f_{oscillation} = \frac{1}{2n\tau} \quad (\text{v})$$

Generally the performance of ring oscillators is better than other oscillators although not as good as that of the sinusoidal oscillators. But the continuous up gradation of processing technology has yielded in improving the performance of ring oscillator so as to attain a good level of satisfaction which can now be used successfully in clocking and synchronization of mixed signal integrated circuits. The level of optimization has been achieved in both cases: speed of operation and noise performance.



V CMOS INVERTER

CMOS Inverter is a basic building block for any digital and analog integrated circuit design. This is the simplest logic gate which implements the logic operation of negation. A CMOS inverter is a circuit which is built from a pair of nMOS and pMOS transistors operating as complementary switches as shown




Fig.4 Schematic and Icon view for CMOS Inverter

The main advantage of a CMOS inverter over many other solutions is that it is built exclusively out of transistors operating as switches without any other passive elements like resistors and capacitors.




Fig.5 view for CMOS Inverter

The principle of operation is as follows:[6]

- 1) For small values of the input voltage, V_{IN} , the nMOS transistor is switched off, whereas the pull-up pMOS transistor is switched on and connects the output mode to VDD
- 2) For large values of the input voltage, V_{IN} , the pMOS transistor is switched off, whereas the pull-down nMOS transistor is switched on and connects the output mode to GND = 0V.

DC characteristics are as plotted




Fig.6 DC Characteristics of CMOS Inverter

VII DESIGN OF SCHEMATIC AND LAYOUT OF OSCILLATOR

In this paper we represent a ring oscillator with 11 stages, 21 stages and 51 stages with CMOS inverters in 300nm C5 process technology. The Schematic includes PMOS transistors of width = 20 units and length 10 units. For the layout we chose these transistors with respect to schematic. For connections we use Metal 1, Metal 2 and Metal 3 different ways. The individual CMOS inverters are cascaded serially maintaining all DRCs.

VIII ESTIMATION OF OSCILLATION FREQUENCY

A perfect oscillator would have localized tones at discrete frequencies i.e. harmonics. The approach for calculating oscillation frequency is very conventional but effective. The total time period or time difference of oscillation is calculated from simulation graphs. By taking the inverse of it, the oscillation frequency can be easily estimated.




Fig.7 Frequency estimation using difference method

VII. DESIGN AND SIMULATION RESULTS




Fig.8 Schematic of 11 stage Ring Oscillator




Fig.9 Layout of 11 stage Ring Oscillator




Fig.10 Transient plot for 11 stage Ring Oscillator




Fig.11 Schematic of 21 stage Ring Oscillator




Fig.12 Layout of 21 stage Ring Oscillator




Fig.13 Simulation plot for 21 stage Ring Oscillator




Fig.14 Simulation plot for 51 stage Ring Oscillator (Transient 30n)




Fig.15 Simulation plot for 51 stage Ring Oscillator (Transient 100n)




Fig.16 Simulation plot for 51 stage Ring Oscillator
(Output of first 10 stages)




Fig.17 Simulation plot for 51 stage Ring Oscillator
(Output of 10-20th stages)




Fig.18 Simulation plot for 51 stage Ring Oscillator (Output of 20-30th stages)




Fig.19 Simulation plot for 51 stage Ring Oscillator (Output of 30-40th stages)




Fig.20 Simulation plot for 51 stage Ring Oscillator (Output of 40-50th stages)




Fig.21 Simulation plot for 51 stage Ring Oscillator (Output of individual 51 stages)

VIII VLSI CAD TOOLS VS METHODOLOGIES

As we make progress in design technology, there is a ongoing debate within the design technology community about the importance of new algorithms and tools or new methodologies and associated tool flows.




Fig.22 VLSI CAD/EDA vs CMOS Design Methodologies [1]

The simple fact is that history of design for microelectronic systems includes the going of both of them hand in hand to get the maximum benefit and in act these two aspects of the design technology are tightly coupled and correlated in terms of their impact. VLSI Design incorporates both the design methodologies and associated CAD tools because both forms the integral parts and should go hand in hand as they evolve based on the designer's needs.

IX CONCLUSION

This paper presents design aspects for layout and simulation of a ring oscillator with CMOS inverters. The schematic and layouts are designed for the ring oscillator with 11,21 and 51 inverter stages in 300 nm , C5 process technology. The corresponding frequency of oscillation can also be estimated from simulations. Design rule check and network consistency check is also satisfied for individual oscillators.

ACKNOWLEDGEMENTS

The authors are thankful to Dr. Soni Changlani, Professor and HOD, EC LNCTS, Bhopal for the support and resources to develop this project.

REFERENCES

- [1] Mandal, M. K., and B. C. Sarkar. "Ring oscillators: Characteristics and applications." *Indian Journal of Pure & Applied Physics* 48 (2010): 136-145.
- [2] Hajimiri, Ali, and Thomas H. Lee. "A general theory of phase noise in electrical oscillators." *Solid-State Circuits, IEEE Journal of* 33.2 (1998): 179-194.
- [3] Hajimiri, Ali, Sotirios Limotyrikis, and Thomas H. Lee. "Jitter and phase noise in ring oscillators." *Solid-State Circuits, IEEE Journal of* 34.6 (1999): 790-804.
- [4] Hajimiri, Ali, and Thomas H. Lee. "Design issues in CMOS differential LC oscillators." *Solid-State Circuits, IEEE Journal of* 34.5 (1999): 717-724.
- [5] Lee, Thomas H. *The design of low noise oscillators*. Springer, 1999.
- [6] Razavi, Behzad. *Design of analog CMOS integrated circuits*. Tata McGraw-Hill Education, 2002.
- [7] Clein, Dan. *CMOS IC layout: concepts, methodologies, and tools*. Newnes, 1999.
- [8] del Mar Hershenson, Maria, et al. "Design and optimization of LC oscillators." *Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design*. IEEE Press, 1999.
- [9] Brown, A. R., et al. "Logic gates made from polymer transistors and their use in ring oscillators." *Science* 270.5238 (1995): 972-974.
- [10] Javey, Ali, et al. "Carbon nanotube transistor arrays for multistage complementary logic and ring oscillators." *Nano Letters* 2.9 (2002): 929-932.
- [11] Klauk, Hagen, et al. "Pentacene organic transistors and ring oscillators on glass and on flexible polymeric substrates." *Applied physics letters* 82.23 (2003): 4175-4177.
- [12] McNeill, John Arthur. "Jitter in ring oscillators." *Solid-State Circuits, IEEE Journal of* 32.6 (1997): 870-879.
- [13] Weigandt, Todd C., Beomsup Kim, and Paul R. Gray. "Analysis of timing jitter in CMOS ring oscillators." *Circuits and Systems, 1994. ISCAS'94., 1994 IEEE International Symposium on*. Vol. 4. IEEE, 1994.
- [14] Eken, Yalcin Alper, and John Uyemura. "A 5.9-GHz voltage-controlled ring oscillator in 0.18- μ m CMOS." *Solid-State Circuits, IEEE Journal of* 39.1 (2004): 230-233.
- [15] Abidi, Asad A. "Phase noise and jitter in CMOS ring oscillators." *Solid-State Circuits, IEEE Journal of* 41.8 (2006): 1803-1816.
- [16] Kane, Thomas J., Alan C. Nilsson, and Robert L. Byer. "Frequency stability and offset locking of a laser-diode-pumped Nd:YAG monolithic nonplanar ring oscillator." *Optics letters* 12.3 (1987): 175-177.

- [17] Randal E. Bryant, Kwang - TingCheng, Andrew B Kahang, Kurt Kreutzer, Wojciech Maly, Richard Newton, Lawrence Pileggi, Jan M Rabaey, Alberto Sanioanni- Vincentelli, "Limitations and Challenges of CAD Technology for CMOS VLSI"
- [18] Catherine H. Gebotys, Mohamed I. Elmasry, "VLSI Design Synthesis and Testability"
- [19] A.H. Farrahi, D.J. Hathaway, M.Wang and M.Sarrafzadeh, "Quality OF EDA CAD Tools: Definitions, Metrics and Directions"
- [20] Anantha Chandrakasan, Isabel Yang, Carlin Veiri, Dimitri Antoniadis, "Design Considerations and tools for Low voltage Digital system Design"
- [21] Mike Spreitzer "Comparing Structurally different views of a VLSI Design"
- [22] Catherine H. Gebotys, Mohamed I. Elmasry, "VLSI Design Synthesis and Testability"
- [23] T.S. Cheung, K.Asada, K.L. Yip, H. Wong, Y.C. Cheng, "Low Power CMOS Design Methodologies with reduced voltage swing"
- [24] Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, "Digital Integrated Circuits", A Design perspective Second edition
- [25] Ayoush Johari, VVS Lavanya, Rakeshwari Pal, "Study of VLSI Design Methodologies and Limitations using CAD tools for CMOS Technology" IJEECT, Vol.10, Issue9, August 2013, INFLUENCE 2013, Bhopal (ISSN 2229-3207)
- [26] Course: "Trends in VLSI Design: Methodologies and CAD Tools", presenter Raj Singh, IC Design Group, CEERI Pilani.
- [27] Amara Amara, Alain Greiner, Luis Lucas, Frederic Petrot, Franck Wajsburt, Laurent Winckel, "The Portable Cell Libraries of the Freeware Alliance CAD system".
- [28] J. B. MacQueen, "Some Methods for classification and Analysis of Multivariate Observations", Proceedings of 5-th Berkeley Symposium on Mathematical Statistics and Probability, Berkeley, University of California Press, 1967, pp. 281-297.
- [29] Bar, M., Fogel, K., Open Source Development with CVS, 3rd Edition, Paraglyph Press, 2003. Chromatic, Myths Open Source Developers Tell Ourselves, O'Reilly OnLamp,
- [30] Fellor J, Fitzgerald B., Raymond, E., Understanding OpenSource Software Development, Addison- Wesley, 2001, ISBN 0201734966
- [31] D. Lidsky, J. M. Rabaey, "Early Power Exploration—a World Wide Web Application", Design Automation Conference, June 1996.
- [32] M. Nemani and F. Najm. "High-Level Area and Power Estimation for VLSI, Circuits". IEEE Transactions on Computer Aided Design, 18(6):697–713, June 1999.
- [33] K. Chaudhary, A. Onawaza, and E.S. Kuh. "Algorithms for Performance Enhancement and Crosstalk Reduction". In International conference on Computer Aided Design, pages 697-702, 1993.
- [34] H.M. Chen, H. Zhou, F.Y. Young, D.F. Wong, H.H. Yang, and N. Sherwani. "Integrated Floorplanning and Interconnect Planning". In International conference on Computer Aided Design, pages 354-357, November 1999.
- [35] VLSI CAD [online] http://nptel.iitm.ac.in/courses/IITMADRAS/CAD_forVLSI_Design_I/index.php
- [36] VLSI Open Source CAD Tools
- [37] <http://www.vlsiacademy.org/open-source-cad-tools.html>
- [38] Electric Static Free Software. July 2004
- [39] <http://www.staticfreesoft.com>