

A 32 Bit mac Unit Design Using DADDA Mutliplier and Reversible Logic (DKG) Gate

¹Y.Bharat Kumar, ²G. Kiran Kumar

¹PG student , ² Asst. Prof.

¹ Electronics and Communication,

¹ Gudlavalleru Engineering College, Gudlavalleru, Krishna district, india.

Abstract— In digital signal processing, the multiply–accumulate is the common and most important operation as it is used in number of computations. Multiplier–accumulator (MAC unit) is the hardware unit which performs this operation. Multiply-Accumulate (MAC) unit has it's major applications in MP, logic units and digital signal processors, as it is the unit which determines the delay of the overall system. MAC units are involved in designs such as Computation which are Nonlinear like FFT/IFFT, Discrete Cosine or wavelet Transform (DCT). A Large variety of techniques have been developed in algorithmic and structural levels to intensify the efficiency of the multiplier which is achieved by reducing the partial products and the approaches used in their addition. Multiply Accumulate (MAC) unit are used in developing for various high performance application. So, for reducing the power and area constraints the MAC unit will be implemented by using DADDA Multiplier algorithm. For this XILINX ISE 14.1 tool is used.

Index Terms— MAC unit, DADDA Multiplier, Vedic Multiplier, Reversible logic gates, Kogge stone Adder.

I. INTRODUCTION

In general MAC architecture[8] consists of a multiplier, adder and an accumulator ,where the output of the multiplier will be summed to the already existing accumulator result by the means of adder. Microprocessors also uses this MAC unit massively. In DSP applications like FFT/IFFT there will be repetitive use of multipliers and adders. The capability of the entire computation mainly depends on the delay of the adder and multiplier stages. Among the operational blocks in digital system, multiplier exhibits considerably large delay, so multiplier plays very dominant part in the achievements of the any functional block.

For further improvement of performance parameters of the MAC unit such as power, area and speed, several ways has been existed in the design of the MAC unit by making use of numerous varieties of multipliers in order to gain improvement in performance parameters.

The main key to the proposed architecture is to develop the MAC unit by replacing the normal or conventional multiplier by DADDA multiplier and using reversible logic in the adder. In VLSI models, fast switching of signals leads to large power dissipation ,here the information lost will dissipate in the form of heat i.e $kT \cdot \log_2$ joules[1] .Here k is the Boltzmann's constant and the absolute temperature at which mathematical operations are performed. To reduce this dissipation of power here reversible logic[6]will be applied and the performance parameters will be considered with respect to different existing MAC units.

II. DIFFERENT EXISTING METHODS

Different MAC units has been developed using wide varieties of Multipliers and Adders .Some of them are conventional multiplier like binary multiplier ,BOOTH multiplier and VEDIC multiplier etc..

1. MAC UNIT using Conventional(BINARY) Multiplier

MAC unit is developed by using conventional (Binary) Multiplier and Carry Ripple Adder. Due to its regular structure general multiplier is also known as Array multiplier . Multiplier circuit is normally depends on add and shift algorithm. Partial product term will be obtained by multiplying each bit of multiplier with multiplicand.

The MAC unit[1] is generally represented as below





Fig 1: Basic block diagram of MAC unit

The partial product terms are shifted as per the order of the bits and then finally the addition operation will be performed. The normal carry propagate adder is used for performing the addition operation. Here the number of adders required will be $N-1$. Where the multiplier length is denoted by N .

In general multiplication of two numbers is explained as below



Then the partial products generated are summed with the Accumulator result with the help of Adder. In the Array multiplier the propagation of carry can be achieved by the means of carry ripple Adder. This type of multiplication involves in more partial products generation which in turn consume more time, power, Area so to enhance this some more methods has been evolved.





Fig 2: Multiplier implemented with full adders

III. PROPOSED METHOD

Although vedic multiplier by using Urdhva Tiryakbhyam sutra[1] is faster but it would create confusion for complex multiplication and the Nikhilam method[4] would absorb large power when compared to conventional Multiplier. So, the approach proposed deals with the MAC unit which will be developed by the help of DADDA Multiplier which would consume less power ,area and also which would perform calculations at a moderate rate. An example of 8 bit DADDA Multiplier.



Here the 32 bit MAC unit is designed by using DADDA Multiplier , final stage of the Multiplier is added with the help of skalansky adder and the adder of the MAC unit is implemented by Reversible logic gate .

IV. RESULTS

The MAC unit using Conventional Multiplier (Binary multiplier) and Vedic Multiplier ,DADDA Multiplier were designed .Their simulation results and comparison is shown below :





Fig 4: RTL of MAC using conventional (Binary) Multiplier

Fig 5: simulation waveforms of 32 bit MAC unit using conventional(binary) Multiplier




Fig 6:RTL of MAC using Vedic Multiplier




Fig 7: simulation waveforms of 32 bit MAC unit using vedic multiplier




Fig 8 : RTL of 32 bit MAC unit using DADDA Multiplier




Fig 9: TTL of 32 bit MAC unit using DADDA Multiplier.




Fig 10 : simulation results of 32 bit MAC unit using DADDA Multiplier

V. Comparison of MAC units designed by using different multipliers

TABLE:1 Comparison of Different MAC units

Parameters	32 bit MAC unit designed by		
	Conventional (Binary)Multiplier	Vedic Multiplier and Reversible logic gate	DADDA Multiplier and Reversible Logic gate
Area	2072	2200	1951
Power(mw)	16	15	14

VI. CONCLUSION

On designing the MAC unit using DADDA Multiplier and by using Reversible logic the results obtained in terms of area and power are better when compared to MAC unit designed by using vedic Multiplication technique and also general Binary Multiplication process. Here there is improvement in terms of area about 10% and smaller change in terms of power and as DADDA Multiplier is faster than many other basic Multipliers this MAC unit is relatively faster.

REFERENCES

- [1] R. Anitha, Neha Deshmukh Sarat Kumar Sahoo , S. Prabhakar, " A 32 BIT MAC Unit Design Using Vedic Multiplier and Reversible Logic Gate", 2015 International Conference on Circuit, Power and Computing Technologies [ICCPCT].
- [2] Vaijyanath Kunchigi ,Linganagouda Kulkarni, Subhash Kulkarni 32-bit MAC unit design using Vedic multiplier International Journal of Scientific and Research Publications, Volume 3, Issue 2, February 2013.
- [3] Ramalatha, M. Dayalan, K D Dharani, P Priya, and S Deoborah, High Speed Energy Efficient ALU design using Vedic multiplication techniques, International Conference on Advances in Computational Tools for Engineering Applications, 2009. ACTEA '09. pp. 600 -3, Jul 15-17, 2009.
- [4] Sree Nivas A and Kayalvizhi N. Article: Implementation of Power Efficient Vedic Multiplier. International Journal of Computer Applications 43(16):21-24, April 2012. Published by Foundation of Computer Science, New York, USA.
- [5] Vaijyanath Kunchigi, Linganaagouda Kulkarni, Subhash Kulkarni, High Speed and Area Efficient Vedic Multiplier, International Conference on Devices, Circuits and Systems (ICDCS), 2012.
- [6] D.P. Vasudevan, P.K. Lala, J. Di and J.P. Parkerson, "Reversible logic design with online testability", IEEE Trans. On Instrumentation and Measurement, vol. 55., no. 2, pp. 406-414, April 2006.
- [7] Raghava Garipelly , P. Madhu Kiran , A. Santhosh Kumar A Review on Reversible Logic Gates and their Implementation International Journal of Emerging Technology and Advanced Engineering Website: www.ijetae.com (ISSN 2250-2459, ISO 9001:2008 Certified Journal, Volume 3, Issue 3, March 2013.
- [8] Wikipedia.org/ mac design, Jasbir Kaur and Pawan Kumar, Analysis of 16 & 32 Bit Kogge Stone Adder using Xilinx tool.
- [9] Prabir Saha, Arindam Banerjee, Partha Bhattacharyya, Anup Dandapat, High Speed ASIC Design of Complex Multiplier Using Vedic Mathematics, Proceeding of the 2011 IEEE Students' Technology Symposium 14-16 January, 2011, IIT Kharagpur.
- [10] Asmita Haveliya, A Novel Design for High Speed Multiplier for Digital Signal Processing Applications (Ancient Indian Vedic mathematics approach), International Journal of Technology and Engineering System (IJTES), Vol. 2, No. 1, Jan -March, 2011.
- [11] Aniruddha Kanhe, Shishir Kumar Das and Ankit Kumar Singh, Design and Implementation of Low Power Multiplier Using Vedic Multiplication Technique, (IJCS) International Journal of Computer Science and Communication Vol. 3, No. 1, January-June 2012, pp. 131-132 International Journal of Scientific and Research Publications, Volume 3, Issue 2, February 2013 ISSN 2250-315.
- [12] A. Abdelgawad, Magdy Bayoumi , " High Speed and Area- Efficient Multiply Accumulate (MAC) Unit for Digital Signal Processing Applications", IEEE Int. Symp. Circuits Syst. (2007) 3199-3202.