# Design and Analysis of Vedic Multiplier by Using Modified Full Adders

<sup>1</sup> Manpreet Kaur,<sup>2</sup>Er. Amandeep Kaur <sup>1</sup>P.G Student,<sup>2</sup>Asst.Professor <sup>1</sup>Department of ECE, Punjabi University, Patiala, Punjab, India

Abstract— In digital circuits multiplier has important role in calculations. These are the main important blocks in many applications like digital signal processing, microprocessor and microcomputers. The time that required to doing calculation in multiplier is reduced by using Vedic multipliers. Vedic Mathematics is the fastest and low power multiplier. Vedic Mathematics have sixteen sutras but "Urdhva Tiryagbhyam" is mainly used .In this paper 16 bit Vedic multiplier is designed by using modified full adders which has used less number of slices and delay is reduced when compared to existing techniques of Vedic Multiplier. In this paper 16 bit Vedic Multiplier using modified full adder 2 has better performance in terms of delay, memory utilization and number of slices as compare to other modified full adders. Simulation and synthesis are carried on XILINX ISE 14.4 software.

Keyword - Vedic Multiplier, Full Adder using Multiplexer, Ripple Carry Adder, VLSI.

## I. INTRODUCTION

Vedic Mathematics is very simple and easy to understand. It improves the speed of calculation. The word 'Vedic' is obtained from the word 'Veda' and its meaning is "store house of all knowledge". Vedic multiplier has applications in many fields like Microprocessors, Fourier transform, Communication and Digital Signal Processing. Ancient Vedic mathematics consists of 16 Sutras and they are related to different branches of mathematics like algebra, arithmetic and geometry. Vedic Multiplier mainly used "Urdhva Tiryagbhyam" (Vertically and Crosswise) which is used for both binary and decimal multiplication. This technique contains generation of partial products and then performs addition simultaneously. This method can be used for 2x2, 4x4.....NxN bit multiplication. Vedic Multiplier reduces the power consumption and gives results in less time.

## **II. VEDIC MULTIPLIER**

Vedic Multiplier is designed by using adders and multipliers. In this paper 16 bit Vedic multiplier is designed by using 4 full adders which are designed by using different methods. These modified full adders give different results.

# 1. FULL ADDER USING HALF ADDERS

In this full adder it is design by using two half adders and an OR Gate. Inputs are 'a', 'b', 'cin' and outputs are 'sum' and 'carry'.



Fig.1: Full Adder using Half Adders

## 2. MODIFIED FULL ADDER 1

In this full adder it is design by using XOR Gate and 2:1 multiplexer. Inputs for XOR Gate are 'a', 'b', 'cin' and output is 'sum'. The inputs for multiplexer are 'b', 'cin' and select line is 's' and output is 'carry'.



Fig.2: Modified Full Adder 1

# 3. MODIFIED FULL ADDER 2

In this full adder two 4:1 multiplexer are used. Inputs for first multiplexer are 'c', 'not c', 'not c', 'c' and selection line are 'a' and 'b' and the output is 'sum'. Whereas inputs for the second multiplexer are '0', 'c', 'c', '1' and selection line are 'a' and 'b' and the output is 'carry'.



#### 4. MODIFIED FULL ADDER 3

In this full adder XOR Gate, XNOR Gate and 2:1 multiplexer is used. Inputs for XOR Gate are 'a' and 'b' and the intermediate output is 'y'. Inputs for XNOR Gate are 'a' and 'b' and intermediate output is 'z'. Inputs for first multiplexer are 'y' and 'z' and selection line is 'cin' and the output is 'sum'. Inputs for the second multiplexer are 'a', 'cin' and the selection line is 'y' and the output is 'carry'.



Fig.4: Modified Full Adder 3

By using AOI logic gate counts for various bit adders using full adders are as follows:

- 1. 4Bit Adder: It consists of 1 half adder and 3 full adders.
- 2. 6 Bit Adder: It consists of one 4 bit adder and 2 full adders.
- 3. 8 Bit Adder: It consists of one 6 bit adder and 2 full adders.
- 4. 12 Bit Adder: It consists of one 8 bit adder and 4 full adders.
- 5. 16 Bit Adder: It consists of one 12 bit adder and 4 full adders.
- 6. 24 Bit Adder: It consists of one 16 bit adder and 8 full adders. These adders are used to design 16 bit Vedic Multiplier.

## **III. PROPOSED METHODOLOGY**

In 16x16 bit multiplier, the multiplicand consists of 16 bits each. The result of multiplication is 32 bits. In this multiplier 8 bit Vedic multiplier, 16 bit adder and 24 bit adder is used. It consists of three sections. In which first set consists of a (7:0) and

808

b(7:0), second set has a(15:8) and b(7:0), third set has a(7:0) and b(15:8) and fourth set consists of a(15:8) and b(15:8). The output of these is 16 bits. In second section one 16 bit adder and one 24 bit adder is used. In third section 24 bit adder is used. The output of second section is given to 24 bit adder. The output of this adder is (32:8). Lowest bits of output are taken from 8 bit Vedic multiplier output that is (7:0). The Final Output has 32 bits.



IV. RESULTS

The proposed methodology is simulated and synthesized on Xilinx ISE 14.4 software.

					1				
Ð							3,000.000 ns		~
2	Name	Value	1,000 ns	1,500 ns	2,000 ns	2,500 ns	3,000 ns	1,500 ns	
~	a[15:0]	00111000001	0000000	00001111	0000000	00000101	00111000	0110101	
$\sim$	🛏 📑 b[15:0]	00000000000	0000000	00001111	0000000	00000101	00000000	0000011	
	e[31:0]	000000000000	000000000000000000000000000000000000000	0000000011100001	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	010100010011111	
	📂 🔤 s[15:0]	00000000100	0000000	11100001	00000000	00011001	00000000	0011111	
140	► 1[15:0]	00000000101	k	00000000	0000000		00000000	0101000	
-tr	► 12(15:0)	00000000000	<		0000000	00000000			
-	► 3(15:0)	00000000000	<		0000000	00000000			
	► 14(15:0)	00000000000	k		00000000	00000000			
1.00	► 15(16:0)	00000000010	k	00000000	00000000		00000000	10101000	
~	16(23:0)	00000000000	k		0000000000000	000000000000		)	
1271	17[23:0]	00000000000	k		0000000000000	000000000000		)	
211	16(23:0)	00000000000	k		000000000000000000000000000000000000000	000000000000			
1000	IP(23:0)	00000000000	K	0000000000000	000000000000		000000000000000000000000000000000000000	00010101000	
1000									
			l						
			X1: 3,000,000 pt						
			4						
[		Destaudt we	for a	<b>C</b>					-
12-561		Derectic, we	19						

Fig.6: Simulation Results of 16 bit Vedic Multiplier

Table 1: Performance Analysis for 16 bit Vedic Multiplier Using Modified Full Adders.

Parameters	Full Adder	Modified Full Adder 1	Modified Full Adder 2	Modified Full Adder 3
No. of Slices	378	481	376	388
Delay	15.106ns	14.926ns	13.201ns	13.927ns
Memory	314228KB	345524KB	313972KB	314228KB

809



Fig 7: Comparison of Number of slices of 16 bit Vedic Multiplier



# Fig 8: Comparison of Delay of 16 bit Vedic Multiplier



Fig 9: Comparison of Memory Utilization of 16 bit Vedic Multiplier

# V. CONCLUSION

This paper presents the proposed architecture of Vedic multiplier by using different adders. In this paper modified full adders are used to design 16 bit Vedic multiplier which improves the performance of 8 bit Vedic multiplier by calculating delay and memory utilization. Modified full adder 2 has better performance in terms of delay, number of slices and memory utilization.

# REFERENCES

[1]Manpreet Kaur, Amandeep Kaur "Review Paper on Vedic Multiplier by Using Different Methods" International Journal of Engineering Development and Research (IJEDR) Volume 6, Issue 2(June 2018).

[2]VijayaLakshmi "Performance Analysis For Vedic Multiplier Using Modified Full Adders" International Conference on Innovations in Power and Advanced Computing Technologies (iPACT) IEEE (2017).

[3]G. Challa Ram, D. Sudha Rani, Y. RamaLakshmanna, K.Bala Sindhuri "Area Efficient Modified Vedic Multiplier" 2016 International Conference On Circuit, Power And Computing Technologies, IEEE (March 2016).

[4]Paras Gulati,Harsh Yadav, Manoj Kumar Taleja "Implementation of an efficient Multiplier Using the Vedic Multiplication Algorithm" 2016 International Conference on Computing, Communication and Automation (ICCCA) IEEE (2016).

[5]M. Akila, C. Gowribala, S. Maflin Shaby "Implementation of High Speed Vedic Multiplier using Modified Adder' 2016 International Conference on Communication and Signal Processing, IEEE(April 2016).

[6]Josmin Thomas, R. Pushpangadan, Jinesh S "Comparative Study of Performance Vedic Multiplier on the Basis of Adders Used" 2015 International WIF Conference on Electrical and Computer Engineering (WIECON-ECE) IEEE (December 2015).

[7]Saji. M. Antony, S.Sri Ranjani Prashanthi, Dr. S. Indu, Dr. Rajeswari Pandey "Design of High Speed Vedic Multiplier Using Multiplexer Based Adder", 2015 International Conference on Control, Communication & Computing India(ICCC)

810

IEEE(November 2015).

[8]Kokila Bharathi Jaiswal, Nithish Kumar, Pavithra Seshadri, Lakshminarayana G. "Low Power Wallace Tree Multiplier Using Modified Full Adder", 2015 3<sup>rd</sup> Interntional Conference on Signal Processing, Communication and Networking(ICSCN) IEEE(2015).

[9]Bhavani Prasad. Y, Ganesh Chokkakula, Srikanth Reddy.P, Samhitha.N.R "Design of Low Power and High Speed Modified Carry Select Adder for 16 bit Vedic Multiplier" 2014 (ICICES) IEEE (2014).

[10]Manoranjan Pradhan, Rutuparna Panda, Sushant Kumar Sahu "Speed Comparsion of 16\*16 Vedic multiplier", International Journal of Computer Applications, Vol.21, No.6, IEEE(May 2011).

[11]Sreehari Veeramachaneni, Kirthi M Krishna, Lingamneni Avinash, Sreekanth Reddy Puppala, M.B. Srinivas "Novel Architectures For High Speed and Low Power 3-2,4-2, and 5-2 Compressors" 20<sup>th</sup> International Conference on VLSI Design IEEE (Jan 2007).

