

Binary division by Nikhilam

For example $81 \div 9$. The binary equivalent of 81 is 1010001. Binary equivalent of 9 is 1001.

Table 1 Binary division of Nikhilam method [3]

Denominator 1001	Numerator 1010001						
Deficit =10000-1001=0111	Bits allotted for quotient			Bits allotted for remainder			
	1	0	1	0	0	0	1
		0	1	1	1		
			0	0	0	0	
				0	10	10	10
	1	0	10	11	0	1	1

From the above Table 1, quotient is 110; the remainder is 11011. Remainder is greater than the denominator, then a division operation to be performed again for the remainder.

TABLE 2 Continuation of binary division by Nikhilam method

Denominator 1001	Numerator = previous remainder=11011					
Deficit 0111	Bits allotted for quotient		Bits allotted for remainder			
	1		1	0	1	1
			0	1	1	1
	1		10	0	1	0

From the above Table 2, the quotient is 1, the remainder is 10010. This quotient is added to previous quotient which becomes $110+1=111$, is the quotient and remainder is 10010. Again remainder obtained is greater than the denominator, hence again division should be performed on the remainder.

TABLE 3 Continuation of binary division by Nikhilam method

Denominator 1001	Numerator = previous remainder=10010					
Deficit 0111	Bits allotted for quotient		Bits allotted for remainder			
	1		0	0	1	0
			0	1	1	1
	1		1	0	0	1

From the above Table 3, the quotient obtained is 1 and remainder is 1001. Remainder equals to denominator. Hence 1 is added to the quotient and remainder is '0'. Total quotient arrived is $111+1+1=1001$ and the remainder is '0'.

This sutra can also be applicable for binary division, but it will take more number of steps than conventional methods in some cases, so it is not preferred for implementation [4]. But according to the implementation of Nikhilam method of shifting operations will give better performance compared to conventional single precision floating point divider [3].

Process of Division by Dwajanka

In the process of division by Dwajanka, denominator is placed on the left most to numerator as shown in below Fig. 3. The numerator is separated into two parts. Right side part of numerator the number of digits equals to number of digits of the denominator. The denominator is represented by 'd' numerator is represented by 'N' and the quotient is represented by Q. Remainder bits must be equals to flag bits.

	d_{n-1}	d_{n-2}	...	d_1	d_0	N_k	N_{k-1}	N_{k-2}	...	N_n	N_{n-1}	..	N_1
d_n													
						Q_{k-n}	Q_{k-n-1}	Q_1	Q_0				

Fig. 3 The process of division by Dwajanka [4]

For the first iteration, the leftmost (first) digit of a numerator (N_k) is considered and is divided with the leftmost digit of the denominator (d_n). The quotient is noted down as Q_{k-n} . And the remainder is to be considered for next iteration along with the next bit of the numerator. $d_{n-1}, d_{n-2}, \dots, d_0$ bits are called as flag bits. Vertically and crosswise multiplication like Urdhvatriyakbhyam operation is done between flag and quotient bits. For the operation of Dwajaka, it needs series operations of multiplication subtraction and division. Vertical and Cross multiplication is done between flag bits and resultant quotient bits. And this product subtracted from the numerator prefixed with the previous remainder. The result of Subtraction is divided by the

denominator (d_n), subsequently quotient (Q_{k-n-1}) and the remainder for the next iteration are obtained. For calculation of the remainder of the series of operations no need to consider the division operation, but only multiplication and subtraction operations are needed [4].

Binary division example of Dwajanka

Dwajanka can also be applied for binary division.

TABLE 4 Binary Division by Dwajanka Method [4]

Denominator 1001	Numerator = previous remainder=10010						
	Bits allotted for quotient				Bits allotted for remainder		
	1	0	1	0	0	0	1
		0	0	0			
				1			
	1	0	1	-1			
			0	0			
	1	0	0	0			

To perform $81 \div 9$ in binary, binary equivalent of 81 is 1010001. Binary equivalent of 9 is 1001. By performing the Dwajanka division operation, the quotient obtained is 1000 and the remainder is 1001. Remainder obtained is equal to the denominator. To get the correct remainder, again division operation is performed on the remainder. Finally the quotient obtained is $1000 + 1 = 1001$ and the remainder is 0.

Paravartya

Process of Paravartya division

The process of Paravartya division is similar to the Nikhilam method, but here the Deficit bits are replaced with transposed bits of denominator bits. Paravartya means transpose and apply hence this division is named as Paravartya [1].

Paravartya division applied to binary numbers

Illustration: To perform $81 \div 9$ in binary form. The binary equivalent of 81 is 1010001. And the binary equivalent of 9 is 1001

Table 5 Binary number division by Paravartya method [1]

Denominator 1001	Numerator 1010001						
Transposed Bits 0 0 -1	Bits allotted for quotient			Bits allotted for remainder			
	1	0	1	0	0	0	1
		0	0	-1			
			0	0	0		
				0	0	-1	
					0	0	1
Result	1	0	1	-1	0	-1	10

Paravartya sutra can be easily applied to binary numbers. From the above Table 5, the quotient is 101-1 and the remainder is 0-1 10. To obtain the correct quotient, consider quotient part 11-1-1 is equal to $(101-1=1001)$ and the remainder is equal to $(010-010=000)$. Total quotient is 1001 and the remainder is 0.

V. LITERATURE REVIEW

The main aim of this paper is to study the binary divisions using Vedic mathematics and introduce the Vedic algorithms for computing the division operations. Here the DE convolution algorithm is implemented. Vedic division algorithms are easy to learn and calculate the division operations. In this paper, implementation of non restoring division algorithm, Nikhilam and Paravartya binary dividers are done along with comparisons among non restoring division algorithm, Nikhilam and Paravartya binary dividers. From the simulated results obtained the Delay of the divider using Non Restoring Algorithm is 17.911 ns. Delay of the divider By Nikhilam Algorithm is 35.787 ns. Delay of the divider by using Paravartya Algorithm is 14.452 ns. From the simulated results, time delay of Vedic divider architecture is 19% less than the conventional method [1].

In the paper of high performance VLSI Vedic divider implementation done for high performance divider using a Parvartya Yojayet Vedic algorithm. Using 32nm standard cell libraries, static timing analysis is done on Vedic and conventional method of dividers of 32-bit dividend and 16-bit divisor. Vedic divider and conventional divider were synthesized by 32nm standard cell libraries. In this paper, it is proved that ~ 109 mW power is saved compared to conventional divider and Vedic divider is ~7 times faster than conventional divider. The area occupied in Vedic divider is 13 times less than conventional divider [2].

In the paper Vedic implementation of single precision floating point divider, the division is performed by a Nikhilam method of Vedic division. Division algorithm consumes no of slice LUTs in the design are 159 whereas other algorithm uses minimum 176 no of slice LUTs. No of slices consumed by this algorithm is 54 and other algorithms utilizes minimum of 103 to 447 slices.

Utilization of resources, improved to 12% when compared to conventional divider. The package density is also more when compared to the other division algorithm. This divider operated at operating frequency of 53.77MHZ. Power consumption is reduced to 2mw. Maximum delay occurred is 5.405ns. Conventional ALUs are consuming more power. Since, proposed design consumes less power, so bulky heat-sinks overhead can be eliminated. This makes the installation of processor simple and can be equipped with portable or mobile devices [3].

In this thesis binary division using Dwajanka is implemented using Verilog code and is compared with design ware block and shows advantages in power area and cycle time [4].

VI. CONCLUSION

In this paper three Vedic techniques applied for binary division are discussed. From existing papers, the Vedic binary divisions provides better performance in terms of area, power and delay when compared to the conventional binary divider structure. For implementation of IEEE 754 floating point divider, it is necessary to use a binary divider. By using Nikhilam, Dwajanka and Paravartya Vedic techniques, IEEE 754 floating point divider structures yields better performance when compared to conventional methods.

REFERENCES

- [1] Surabhi Jain, Mukul Pancholi, Harsh Garg, Sandeep Saini "Binary division algorithm and high speed deconvolution algorithm (Based on Ancient Indian Vedic Mathematics)" *international conference*, 14-17 May 2014, pp.1-5.
- [2] bhanu tej "Vedic divider - A high performance computing algorithm for VLSI applications" *Controls and Communications (CCUBE), 2013 international conference*, 27-28 Dec. 2013 pp.1 - 5 ISBN:978-1-4799-1599-6.
- [3] Najib Ghatte, Shilpa Patil, Deepak Bhoir "Single Precision Floating Point Division" *proceedings of Fifth IRF International Conference*, 10th, 2014, Goa, India, ISBN: 978-93-84209-45-2.
- [4] Bengali, Saurabh Sunil "Vedic Mathematics and Its Applications in Computer Arithmetic". (Under the direction of Dr. Paul Franzo) Raleigh, North Carolina
- [5] Manisha Sangwan "Design and Implementation of Single Precision Pipelined Floating Point Co-Processor" *2013 International Conference on Advanced Electronic Systems (ICAES)*.
- [6] <http://mathlearners.com/vedic-mathematics/division-in-vedic-mathematics>

