

Low-Density Parity-Check(LDPC)decoder using low complexity min sum algorithm

¹Anjitha V, ²Prof Sadanandan G K

¹PG Student, ² Professor

ECE department, ToCH Institute of science and technology, Arakkunnam, Ernakulam

Abstract - In a communication system, signal is transmitted by the transmitter and is received by the receiver. But due to various external noises, errors occur in the system. To eliminate the errors various error correction techniques are used. Low-density parity-check LDPC decoder is one such technique. LDPC codes are block codes. For this, various decoding algorithms were introduced of which min sum algorithm is the most efficient method.

Index Terms – LDPC ,hard decision decoding, soft decision decoding, minsum algorithm

I. INTRODUCTION

In a communication system, information is transmitted by the transmitter and is received by the receiver. Errors can occur in the system due to a lot of reasons like noisy channel, scratches on CD or DVD, power surge in electronic circuits, etc. It is often desirable to detect and correct these errors. Other wise information loss will occur. Therefore, redundancy is used in error-correcting schemes..

A metric used to determine the “closeness” between two bit patterns is called Hamming distance. The Hamming distance between two bit patterns is defined as the number of bits that are different. Communication involves transmission of the data by the encoder where redundant bits are added and then transmitted it through the channel and in the decoder the redundant bits are removed there by original information is obtained. According to the Shannon’s coding theorem, the data rate should be less than the channel capacity. But this is not possible under all circumstances. [1]

II. REPRESENTATIONS FOR LDPC CODES

There are two different ways of representing LDPC codes. It can be represented by using matrix representation as well as graphical representation.

By matrix representation, It can be represented as a parity check matrix with dimension $n \times m$. Two numbers are used for describing these matrix. W_r and W_c . W_r define the number of 1’s in each row and W_c for the columns. For a matrix to be called low density the two conditions $W_c \ll n$ and $W_r \ll m$ must be satisfied.

Tanner introduced the graphical representation of LDPC codes. So it is also called as Tanner graph. Tanner graphs are also called as bipartite graphs. That means that the nodes of the graph are separated into two distinctive sets. The two types of nodes in a Tanner graph are called variable nodes and check nodes.[2]

III. DECODING LDPC CODES

There is mainly two type of decoding .Hard decision decoding and soft decision decoding. In hard-decision algorithms, only binary values are used. The algorithm will be explained on the basis of the example. Let an error free received codeword would be e.g. $c = [1\ 0\ 0\ 1\ 0\ 1\ 0\ 1]$. Suppose that an error is occurred in the channel and the received the codeword with one error ie bit c_1 flipped to 1. The algorithm uses the following steps to correct the error.




Fig 1: Tanner graph

1. In the first step all variable nodes send a message to check node that containing the bit they believe to be the correct one for them.

c-node	received/sent			
f ₀	received: c ₁ → 1	c ₃ → 1	c ₄ → 0	c ₇ → 1
	sent: 0 → c ₁	0 → c ₃	1 → c ₄	0 → c ₇
f ₁	received: c ₀ → 1	c ₁ → 1	c ₂ → 0	c ₅ → 1
	sent: 0 → c ₀	0 → c ₁	1 → c ₂	0 → c ₅
f ₂	received: c ₂ → 0	c ₅ → 1	c ₆ → 0	c ₇ → 1
	sent: 0 → c ₂	1 → c ₅	0 → c ₆	1 → c ₇
f ₃	received: c ₀ → 1	c ₃ → 1	c ₄ → 0	c ₆ → 0
	sent: 1 → c ₀	1 → c ₃	0 → c ₄	0 → c ₆

Table 1.1 overview over messages received and sent by the c-nodes in step 2 of the message passing algorithm

2. In the second step every check nodes calculate the response for every connected variable node. This response message contains the bit that f_j believes to be the correct one for this. Table 1.1 gives an overview about this step.
3. Next phase: variable node receive a message back from checknode to check whether the received bit is correct or not. This is checking by a majority vote. Table 1.2 illustrates this step. Now the variable node send a message with their correction to check node.
4. Go to step 2. After so many iteration the correct decision is made. [3]

v-node	y _i received	messages from check nodes		decision
c ₀	1	f ₁ → 0	f ₃ → 1	1
c ₁	1	f ₀ → 0	f ₁ → 0	0
c ₂	0	f ₁ → 1	f ₂ → 0	0
c ₃	1	f ₀ → 0	f ₃ → 1	1
c ₄	0	f ₀ → 1	f ₃ → 0	0
c ₅	1	f ₁ → 0	f ₂ → 1	1
c ₆	0	f ₂ → 0	f ₃ → 0	0
c ₇	1	f ₀ → 1	f ₂ → 1	1

Table 1.2 Step 3 of the described decoding algorithm

IV. ENCODER

During encoding, based on the input bits, redundant bits (to help the recovery of the lost data) are added to the input sequence in order to form a code word. To distinguish between the message bits and parity bits in the code word we re-write the code parity-check constraints so that each one solves for a different code word bit. The code word bits c₁, c₂, and c₃ contain the three message bits c₁, c₂, c₃ while the code word bits c₄, c₅ and c₆ contain the three parity-check bits.

Parity check bits can be calculated using the equations

$$\begin{aligned}
 c_4 &= c_1 \oplus c_2 \\
 c_5 &= c_2 \oplus c_3 \\
 c_6 &= c_1 \oplus c_2 \oplus c_3
 \end{aligned}$$

V. DECODER

The minsum algorithm here used for decoding of LDPC codes is a type of parallel iterative soft decoding algorithm. At each iteration first messages are sent from variable nodes to the check nodes, then it send back to variable node. A probability of each bit is computed and finally a hard decoding decision is made to find the correct message.

At iteration I, Variable node is updated using the equation:

$$m_{vc}^{(l)} = \begin{cases} \ln L(v^{(0)}) & \dots \dots \dots \text{if } l = 0 \\ \ln L(v^{(0)}) + \sum_{c' \in \mathcal{N}_c \setminus \{c\}} m_{c'v}^{(l-1)} & \dots \text{if } l \geq 1 \end{cases}$$

Where $\ln L(v^{(0)})$ represents the log likelihood ratio for the input data bit and v denotes the message sent from variable node to check node c at iteration l.

Check node is updated by using the equation

$$m_{cv}^{(l)} = \prod_{v' \in \mathcal{V}_c \setminus \{v\}} \text{sgn}(m_{v'c}^{(l)}) \cdot \min_{v' \in \mathcal{V}_c \setminus \{v\}} |m_{v'c}^{(l)}|$$

$m_{cv}^{(l)}$ denotes the message sent from check node c to variable node v and $\text{sgn}(v)$ denotes the sign of v. [4][5]

VI. MIN-SUM ALGORITHM

Initial Variable node To Check Node Pass: At beginning of the decoding process, variable nodes receive the LLR"s. Variable nodes pass these values to check nodes.

1st Iteration:

- 1) Check node to variable node pass: A minimum of absolute value is calculated and is send to variable nodes.
 - 2) Variable node to check node pass: A variable node sums up all the information and send to the check node.
- Subsequent Iterations: Above process is repeated until the error is corrected.

VII. SIMULATION RESULTS

During encoding, based on the input bits, parity bits (to help the recovery of the lost data) are added to the input sequence in order to form a code word. Simulation of decoder by hard decision algorithm is done in VHDL by using model sim . Error is injected to the channel and obtained an error correction up to 3bits. The system can be tested by comparing the input of encoder and the output of decoder.



Fig2:Simulation of hard decision decoding

Input of encoder	Output of encoder	Input of decoder	Output of decoder	Error?
0000000	0000000000000000	1000000000000000	0000000	No error
0000001	000000100001011	100000100001011	0000001	No error
1000001	100000111001110	000000111001110	1000001	No error
0000001	000000100001011	010000100001011	0000001	No error
1000001	100000110011100	110000110011100	1000001	No error
0000001	000000100001011	001000100001011	0000001	No error
1000001	100000110011100	101000110011100	1000001	No error

Fig 3:Comparison of input of encoder and the output of decoder

min-sum algorithm approximates the sum-product algorithm with simple check node update operations, that significantly reduce the VLSI implementation complexity .




Fig 4: simulation of minsum algorithm

VIII. CONCLUSION

Among the various algorithm proposed for the decoding of LDPC codes ,min-sum algorithm can be easily implemented and it reduces the area and the power consumption of the decoder. Its efficiency makes it ideal for implementation.It can be done by simple check node update operations,there by reduces the VLSI implementation complexity. In this algorithm Complex exponential or logarithmic calculations are avoided thus leading to reduced hardware complexity.

REFERENCES

- [1] Zhou Zhongl , Yunzhou Lil and Xiang Chenl, “Modified Min-sum Decoding Algorithm for LDPC Codes Based on Classified Correction”IEEE 2006
- [2] Sarah J. Johnson , “Introducing Low-Density Parity-Check Codes”
- [3] R. Gallager, “Low density parity-check codes,” IRE Trans, Information Theory, pp. 21-28. January 1962
- [4] Tuan Ta , “A Tutorial on Low Density Parity-Check Codes”
- [5] Bernhard M.J. Leiner, LDPC Codes – a brief Tutorial

