This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License
|
||||||||
|
Paper Details
Paper Title
ASIC Implementation of High Throughput PID Controller
Authors
Chavan Suyog, Sameer Nandagave, P.Arunkumar
Abstract
In this paper we implemented the pipelined Proportional Integral Derivative (PID) controller using the ASIC Implementation. We used Han Carlson adder and pipelined multiplier to design the PID controller which results into the implemented design can be useful to the modern controlling operations which requires low power and improved speed performance. The implemented design is tuned and analyzed with frequency responses for various error coefficients values using the Matlab. The Controller algorithm is simulated and synthesized using Modelsim and Cadence RC Compiler and ASIC Implementation is done with Cadence Encounter tool. The results are compared with the traditional architecture in terms of power, speed and the area.
Keywords- PID, Han Carlson Adder, ASIC
Publication Details
Unique Identification Number - IJEDR1403026Page Number(s) - 3055-3060Pubished in - Volume 2 | Issue 3 | Sept 2014DOI (Digital Object Identifier) - Publisher - IJEDR (ISSN - 2321-9939)
Cite this Article
Chavan Suyog, Sameer Nandagave, P.Arunkumar, "ASIC Implementation of High Throughput PID Controller", International Journal of Engineering Development and Research (IJEDR), ISSN:2321-9939, Volume.2, Issue 3, pp.3055-3060, Sept 2014, Available at :http://www.ijedr.org/papers/IJEDR1403026.pdf
Article Preview
|
|
||||||
|
|
||||||||
