This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License
|
||||||||
|
Paper Details
Paper Title
MAES Base Data Encryption and Description Using VHDL
Authors
  Vakkayil Megha Gopinath
Abstract
In this era of information, need for protection of data is more pronounced than ever. Secure communication is necessary to protect sensitive information in military and government institutions as well as private individuals. Current encryption standards are used to encrypt and protect data not only during transmission but storage as well. Advanced Encryption Standard (AES), a Federal Information Processing Standard (FIPS), and categorized as Computer Security Standard. The AES algorithm is a block cipher that can encrypt and decrypt digital information. The AES algorithm is capable of using cryptographic keys of 128, 192, and 256 bits. The major advantage lay in the non-linearity of the key- schedule which eliminated the possibility of weak and semi weak keys. This encryption algorithm is virtually crack-proof till date but research has concluded that side channel attacks can be a concern if the encryption and crack are running on the same server. In this paper we introduce the concept of hybridizing the AES and DES standards with comparison of MAES using ROW-SHIFT techniques. The MAES algorithm uses cryptographic keys of 128, 192, and 256 bits to encrypt and decrypt dates. This methodology uses VHDL implementation over FPGA. We have programmed in Xilinx – 12.1 xst software and implemented on FPGA families which are Spartan2, Spartan3.
Keywords- AES Algorithm, RC6, Encryption, Cryptography, Cipher text, AES, DES, Hybrid algorithm, security enhancement, VHDL, FPGA implementation, Xilinx.
Publication Details
Unique Identification Number - IJEDR1502042Page Number(s) - 230-233Pubished in - Volume 3 | Issue 2 | May 2015DOI (Digital Object Identifier) -    SoftCopy of Certi RequieredPublisher - IJEDR (ISSN - 2321-9939)
Cite this Article
  Vakkayil Megha Gopinath,   "MAES Base Data Encryption and Description Using VHDL", International Journal of Engineering Development and Research (IJEDR), ISSN:2321-9939, Volume.3, Issue 2, pp.230-233, May 2015, Available at :http://www.ijedr.org/papers/IJEDR1502042.pdf
Article Preview
|
|
||||||
|