This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License
|
||||||||
|
Paper Details
Paper Title
Design and Implementation of Serial Peripheral Interface Protocol Using Verilog HDL
Authors
Fareha Naqvi
Abstract
The objective of this paper is the design and implementation of SPI (serial peripheral interface) master and slave using verilog HDL. The SPI (serial peripheral interface) is a type of serial communication protocol that transfers synchronous serial data in full duplex mode. There are two modes of communications in SPI viz., master and slave. While the master device generates serial clock, the slave devices are allowed with individual slave select lines and the whole design is simulated and synthesized with Xilinx ISE design suite 13.3.1
Keywords- SPI (serial peripheral interface), Verilog HDL.
Publication Details
Unique Identification Number - IJEDR1503092Page Number(s) - 1-5Pubished in - Volume 3 | Issue 3 | September 2015DOI (Digital Object Identifier) - Publisher - IJEDR (ISSN - 2321-9939)
Cite this Article
Fareha Naqvi, "Design and Implementation of Serial Peripheral Interface Protocol Using Verilog HDL", International Journal of Engineering Development and Research (IJEDR), ISSN:2321-9939, Volume.3, Issue 3, pp.1-5, September 2015, Available at :http://www.ijedr.org/papers/IJEDR1503092.pdf
Article Preview
|
|
||||||
|
|
||||||||
