Low Cost Journal,International Peer Reviewed and Refereed Journals,Fast Paper Publication approved journal IJEDR(ISSN 2321-9939) apply for ugc care approved journal, UGC Approved Journal, ugc approved journal, ugc approved list of journal, ugc care journal, care journal, UGC-CARE list, New UGC-CARE Reference List, UGC CARE Journals, ugc care list of journal, ugc care list 2020, ugc care approved journal, ugc care list 2020, new ugc approved journal in 2020, Low cost research journal, Online international research journal, Peer-reviewed, and Refereed Journals, scholarly journals, impact factor 7.37 (Calculate by google scholar and Semantic Scholar | AI-Powered Research Tool)
INTERNATIONAL JOURNAL OF ENGINEERING DEVELOPMENT AND RESEARCH
(International Peer Reviewed,Refereed, Indexed, Citation Open Access Journal)
ISSN: 2321-9939 | ESTD Year: 2013

Current Issue

Call For Papers
January 2023

Volume 11 | Issue 1
Last Date : 29 January 2023
Review Results: Within 12-20 Days

For Authors

Archives

Indexing Partner

Research Area

LICENSE

Paper Details
Paper Title
Design and Simulation of Low Power and Area Efficient 16x16 bit Hybrid Multiplier
Authors
  Juili Borkar,  Dr. U.M.Gokhale

Abstract
Multiplication or repeated addition is the basic arithmetic operation used in both Mathematics and Science. Multiplier is one of the important hardware elements in most of the digital processing system such as digital signal processors, FIR filters and ALU in microprocessors etc. The two important parameters of a multiplier design are its area and speed that are inversely proportional. The main key problem in design of VLSI circuits are larger area utilization, high power consumption and delay which affect the speed of computation and also result in power dissipation. In general, consideration, speed, and power are the essential factor in VLSI design. For solving this problem, a new architecture has been proposed. In proposed system, two high speed multipliers are used such as; modified booth multiplier and Wallace tree multiplier are hybridized with modified carry select adder (CSLA) which delivers high speed computation with low power consumption. Modified booth multiplier is proposed to reduce the partial product where as a Wallace tree multiplier is used for fast addition of partial products and CSLA used for final accumulation. This paper presents design of 16x16 Hybrid Multiplier based on modified booth and Wallace tree architecture.

Keywords- Modified booth algorithm, Wallace tree structure, Carry select adder
Publication Details
Unique Identification Number - IJEDR1702138
Page Number(s) - 831-838
Pubished in - Volume 5 | Issue 2 | May 2017
DOI (Digital Object Identifier) -   
Publisher - IJEDR (ISSN - 2321-9939)
Cite this Article
  Juili Borkar,  Dr. U.M.Gokhale,   "Design and Simulation of Low Power and Area Efficient 16x16 bit Hybrid Multiplier", International Journal of Engineering Development and Research (IJEDR), ISSN:2321-9939, Volume.5, Issue 2, pp.831-838, May 2017, Available at :http://www.ijedr.org/papers/IJEDR1702138.pdf
Share This Article


Article Preview

ISSN Details




DOI Details



Providing A digital object identifier by DOI
How to get DOI?

For Reviewer /Referral (RMS)

Important Links

NEWS & Conference

Digital Library

Our Social Link

© Copyright 2023 IJEDR.ORG All rights reserved