This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License
|
||||||||
|
Paper Details
Paper Title
Low Transistor Count Scalable Digital Comparator
Authors
  CH.Madhav,  Shafee Unnisa Syed
Abstract
Comparator is the most frequent operation in many digital and scientific applications. Here in this paper we are simulating a low transistor count scalable digital comparator based on parallel prefix tree. Fastest comparators are designed by using the combinatorial logic gates, which results huge number of transistor count, and hence the area is also increased. So here we implemented the comparator using Gate Diffusion Input Cells to reduce the transistor count and hence the area of the circuit.
Keywords- Comparator, Digital, Combinatorial logic, Gate Diffusion Input Cells, area
Publication Details
Unique Identification Number - IJEDR1404054Page Number(s) - 3713-3717Pubished in - Volume 2 | Issue 4 | Dec 2014DOI (Digital Object Identifier) -    Publisher - IJEDR (ISSN - 2321-9939)
Cite this Article
  CH.Madhav,  Shafee Unnisa Syed ,   "Low Transistor Count Scalable Digital Comparator", International Journal of Engineering Development and Research (IJEDR), ISSN:2321-9939, Volume.2, Issue 4, pp.3713-3717, Dec 2014, Available at :http://www.ijedr.org/papers/IJEDR1404054.pdf
Article Preview
|
|
||||||
|