Low Cost Journal,International Peer Reviewed and Refereed Journals,Fast Paper Publication approved journal IJEDR(ISSN 2321-9939) apply for ugc care approved journal, UGC Approved Journal, ugc approved journal, ugc approved list of journal, ugc care journal, care journal, UGC-CARE list, New UGC-CARE Reference List, UGC CARE Journals, ugc care list of journal, ugc care list 2020, ugc care approved journal, ugc care list 2020, new ugc approved journal in 2020, Low cost research journal, Online international research journal, Peer-reviewed, and Refereed Journals, scholarly journals, impact factor 7.37 (Calculate by google scholar and Semantic Scholar | AI-Powered Research Tool)
INTERNATIONAL JOURNAL OF ENGINEERING DEVELOPMENT AND RESEARCH
(International Peer Reviewed,Refereed, Indexed, Citation Open Access Journal)
ISSN: 2321-9939 | ESTD Year: 2013

Current Issue

Call For Papers
July 2022

Volume 10 | Issue 3
Last Date : 29 July 2022
Review Results: Within 12-20 Days

For Authors

Archives

Indexing Partner

Research Area

LICENSE

Paper Details
Paper Title
Integrating MRPSOC with Multigrain Parallelism for Improvement of Performance
Authors
  Swathi S T,  Kavitha V

Abstract
There are several techniques to reconfigure the instruction set processors. One such technique is Multi Reconfigurable Instruction Set Processor System on Chip (MRPSOC). Integrating MRPSOC with multigrain parallelism for improvement of performance is done in this paper. By using MRPSOC, performance of the system is increased. Multimedia application computing can be accelerated by using multigrain parallelism. By implementing this integrated processor extra feature can be added to MRPSOC. Multiple data is packed in a single register which forms a vector; this vector of multiple data is fetched to MRPSOC at a time. Since MRPSOC is a combination of MPSOC and RISP processor, instruction level parallelism can be implemented in MRPSOC. After execution of operations in MRPSOC the multiple outputs can be stored at different memory locations of a same memory system simultaneously. This thesis is aimed to design MRPSOC interfaced with data level, instruction level and memory transfer level parallelism. Form this paper it is concluded that by using both MRPSOC and multigrain parallelism in common platform high speed computation can be achieved

Keywords- Reconfigurable Instruction set Processors (RISP), Multigrain parallelism , Multi Reconfigurable Instruction set processor system on chip(MRPSOC)
Publication Details
Unique Identification Number - IJEDR1503066
Page Number(s) -
Pubished in - Volume 3 | Issue 3 | August 2015
DOI (Digital Object Identifier) -   
Publisher - IJEDR (ISSN - 2321-9939)
Cite this Article
  Swathi S T,  Kavitha V,   "Integrating MRPSOC with Multigrain Parallelism for Improvement of Performance", International Journal of Engineering Development and Research (IJEDR), ISSN:2321-9939, Volume.3, Issue 3, pp., August 2015, Available at :http://www.ijedr.org/papers/IJEDR1503066.pdf
Share This Article


Article Preview

ISSN Details




DOI Details



Providing A digital object identifier by DOI
How to get DOI?

For Reviewer /Referral (RMS)

Important Links

NEWS & Conference

Digital Library

Our Social Link

© Copyright 2022 IJEDR.ORG All rights reserved