This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License
|
||||||||
|
Paper Details
Paper Title
Design And Implementation Of MAES Based On Pipeline Architecture Using Verilog
Authors
  Bhavani Mamilla,  Annapurna Ganji
Abstract
In the present paper, MAE S (Modified Advanced encryption Standard) is the light weight version of Advanced Encryption Standard (AES). MAES which consumes less energy than AES. Encryption and Decryption takes place in AES Algorithm. AES is mainly divided into three types , namely AES -128 and the key length is 10 rounds, AES -192 and the key length is 14 rounds, AES -256 and the key length is 14 rounds of operation. Here we are using 128 bits of cryptographic keys and 128 bits of plain text. Substitution box of AES is with 256 bits of combination but in MAES which is decreased to 16 bit of combination because the arithmetic operations are performed over the Galois Field (24). In AES the names of operations are Sub byte, Shift rows , Mix columns and Add round key. We need to perform 10 rounds of operation for Encryption and Decryption by connecting the registers to each round of operation, so that we can make the shortest delay when compared to AES.
Keywords- Cryptography, Pipelined Architecture , Encryption , Decryption , Advanced Encryption Standard (AES).
Publication Details
Unique Identification Number - IJEDR1902034Page Number(s) - 165-169Pubished in - Volume 7 | Issue 2 | May 2019DOI (Digital Object Identifier) -    Publisher - IJEDR (ISSN - 2321-9939)
Cite this Article
  Bhavani Mamilla,  Annapurna Ganji,   "Design And Implementation Of MAES Based On Pipeline Architecture Using Verilog", International Journal of Engineering Development and Research (IJEDR), ISSN:2321-9939, Volume.7, Issue 2, pp.165-169, May 2019, Available at :http://www.ijedr.org/papers/IJEDR1902034.pdf
Article Preview
|
|
||||||
|